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Abstract 
Memory storage devices are getting cheaper,and are coming with high capacity non-volatile in nature. The significance of high 
capacity flash is to have more dataand there will be frequent huge data transfer occurring between these devices to computer. It is 
also demand of time that there should be faster data transfer between these devices, otherwise use of high capacity feature will go 
in vague. Present paper will undergo the concept of Efficient Data Transfer system using which performance improvement in 
data transfer can be achieved based on EDT hardware and software logic throughDMA data transfer. 
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1. Introduction 
Withthe increase in memory capacity of the portable devices, there is atrend of copying data from Personal 
Computers, Laptop to Portable Devices (PD) or PD to PD is increasing. Hence, as per requirement there should be 
features in operating system which makes copying data significantly fast. There aresome solutions availableto 
improve data transfer rate,increasing spinning of hard disk, improving file System performance, and increasing 
RAM size1,2,3. These solutions are struggling with performance with appropriate utilization of memory as well as 
Direct Memory Access (DMA) speed. Increasing hard disk spin speed increases rate of data transfer between 
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electronics devices. Nonethelessat that timeit is also requires high speed fan to cool hard disk which is not an 
optimal solution. Increasing speed can also increase the prices as it require high end electronic to sustain the speed 
and temperature rise. 
Present paper discusses the EDT system and its implementation along EDT communication protocol. It 
correspondinglygivesfour key benefits to use of EDT. The paper furthermorecontributes an account on measuring 
the improvement in efficiency in data transfer. Finally conclusion deliberates how this approach benefits the user in 
real sense. 
2. Feasibility study 
This section will emphasize on important characteristics which will be the key motivational factor behind 
introduction of EDT system. These characteristics may include: a) faster data transfer, b) efficient use of RAM 
memory, c) efficient use of DMA controller, and d) efficient use of CPU2.
2.1. Faster data transfer 
This system can be capable of reading and writing at much higher speed as compared to customary way of 
transferring data. Because of priority based transfer, data with more priority will get copied much faster. The size of 
transfer in one chunk is decided by hardware, whichleads to automation of transfer and optimize performance4.
2.2. Efficient use of RAM memory 
The concept of EDT system is based on EDT reserved RAM (DTRAM). Based on priority size of physical 
memory, the allocation is assigned to each data transfer operation and will make sure full and efficient use of RAM. 
Beauty of this system, RAM is available for normal operation if there is no data transfer required4.
2.3. Efficient use of DMA controller 
Conventionally, DMA is controlled by software program and that takes many instructions to do initialization. All 
setting is based on assumption like setting fixed size of 4KB or something else. But EDT hardware will have 
controller of DMA that lead to reduction in number of instruction. Hence, least number of instructions required to 
DMA setting5.
2.4. Efficient use of CPU 
There are several operations corresponding to memory request, allocation of memory, DMA setting instruction 
which can be determined with EDT system and that directly reflect the reduction of instruction executed by CPU. 
Present paper will cover design of software as well as hardware system and protocol of communication between 
these systems6,7.
3. Current approach 
Data transfer speed is one of the major concerns which have been pointed by current approach. Many data 
transfer techniques are available, which comprise bypassing page/segment address translation, trying to take 
shortcut by reduced number of instruction executed by operating system, improvement in DMA transfer mechanism 
like burst transfer, I/O device performance, serial and parallel transfer dependency on I/O rather than software for 
data transfer and many others6. Let us discuss the approach in more details for few which are most favorable: 
x Bypassing page/segment address translation: This is one of modernscheme to bypass page/segment translation 
for address translation. On OS level all transaction happens on virtual address only. Subsequently this technique 
works on physical address during data transfer and after transfer goes back to virtual address. During transfer it 
disables memory management unit (MMU) so that it can work in physical address mode.  
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x Trying to take shortcut by reduced number of instruction executed by operating system: In this approach the 
developer can re-implement their memory transfer function themselves preferably in assembly. It is also 
assumed that developer should be acquainted with completely about the system. It will not do unnecessary 
checks or redundant memory marshaling in memory transfer functions such as memcpy, memcat. These 
techniques are used by the game developer or compiler optimizers.  
x Improvement in DMA transfer mechanism: DMA transfer can be improved using burst transfer. Thusthe 
resetting of memory address or memory size setting can be avoided or else which resulted in ISR calling, 
reconfiguring the DMA memory transfer related registry settings.  
x I/O device performance: This technique improves the I/O performance, for example use ofserial peripheral 
interface (SPI) instead of inter-integrated circuit (I2C) for memory transfer it will improves data transfer rates. 
Similarly use of peripheral component interconnect(PCI express) or USB 3.0 which support gigabits transfer 
rate, it will improve the transfer rates significantly. 
x Serial and parallel transfer dependency on I/O rather than software for data transfer: Many of I/O protocols are 
based on serial transfer such as USB and I2C. It makes sense if one can have parallel data transfer as it 
improves data transfer.  
Based on available literature, all approaches are focused on device improvement, algorithm changes by using 
minimum possible instruction. Indubitably, these approaches are efficient in transferring data but still lack in 
utilization of RAM8. RAM utilization is the main focus of proposed approach.  An additionalsignificantentity to 
notice is that, the use of discussed technique leads to vulnerabilities in operating system security, in this context a 
user does not want to compromise especially with the I/O related improvement. The smallest number of instructions 
can lead to faster data transfer but there is a possibility of viruses to get into it5. Hence, it can be said that these 
approach lacks in security, performance, efficiency, and priority based transfer in operating system. It is possible to 
overcome all the inefficiencies quoted above in operating system due to current approach by using EDT.Fig.1 
demonstrates the EDT layers viz. Application or Intermediate Layer, Operating System, and the Hardware or 
Platform layer. The EDT system creates a layer on the top of which all discussed technique can be used. Hence the 
improvement due to EDT system will be optimistic. 
Fig. 1. EDT Layers
4. Methodology 
As a substitute of having control over just hardware, proposedapproach has control over hardware as well as 
software. It has been observed that in embedded operating systems like Windows CE, there is an option of memory 
configuration,such as RESERVED memory. In this type of virtual memory, kernel does not place any component or 
allocate any buffer6. EDT will use this memory for DMA transfer or to transfer data at a specific memory works on 
virtual memory, and DMA transfer who makes a physical memory can be possible. 
4.1. Hardware system 
On the hardware side, the size of RAM should be bonded with EDT hardware. It is quite similar to dedicated 
RAM for graphics9.The specialty of this hardware should be information of DTRAM. So that when there is less 
number of applications running and using this memory, then it can inform operating systems that it can be possible 
to use this RAM and that will make efficient use of RAM. This system is called EDT hardware. DTRAM is 
Hardware /Platform 
Operating System
Application / Intermediate Layer
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Fig.3. EDT features i.e. DTRAM loading-unloading, Memory 
allocation related API, DTRAM addition in Operating system 
Fig. 4. Unloading DTRAM procedure 
4.3. Software system 
This component contains modification in operating systems. The operating system should be able to make sure a 
portion of RAM can be free at any point of time. Operating system should be able to unload that particular portion 
of memory. Unlike RESERVED featured memory in Windows CE, it should be able to use the memory but as soon 
as data transfer comes in picture, it should be unload with a system call6. It can be divided into two parts :(i) System 
call: This unloads the portion of memory. This operation can be possible with relocation of the program stored in 
DTRAM7. This operation required major improvement in MMU i.e. MMU hardware as well as OS handling 
technique13; and (ii) Data transfer specific call: This makes call to EDT and set buffer size. Following code snippet 
is about the EDT. 
#include“EDTLib.h”
EDT_Init(UINT32numOfXfer)
{
 InitEDTRegs();
 InitPWR_CLKRegs();
}

EDT_XferConfig(UINT32sizeXfer,UINT32priorityLevel,UINT32&bufferSize)
{
EDTStart();//OStounloadEDTRAMandmovedatafromDTRAM
SetEDTRegs(sizeXfer,priorityLevel);
*bufferSize=GetBufferSize();
}
4.4. EDT communication protocol 
Fig. 5 shows protocol with which the system can work. The communication between hardware (H/W) and 
software (S/W) will use control register and API developed for this purpose. Protocol details are as follows:  
x Communication starts with initialization of EDT hardware by software system. Initialization can include 
power gating (reduce power consumption), number of data transfer to handle. 
Check Status of 
DTRAM
Relocate data loaded into DTRAM to GPRAM
Update page table, process management table
Inform OS: unavailability of DTRAM till next information
Return SUCCESS  
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x After receiving data transfer, power and clock initialization can be done then request operating system to 
unload EDT reserve RAM and give time for CPU to move all data from DTRAM. 
x After RAM moved all data from RAM, it informs EDT hardware about priority level, size of data, and size 
of DTRAM available for making operation. 
x After taking input as RAM size, priority level and size of data to be transferred, inform Software system 
about data size buffer required. 
x After transferring of data software inform hardware. Using this input, if hardware allocate more RAM 
space to other data transfer left. 
x After transfer of all data, inform software about DTRAM is free for normal operation. Now OS can load 
processes and RAM can be used as all operation except EDT operation. 
Fig 5. Communication protocol between EDT hardware and Software
4.5. Implementation and experimentation 
The result is based on simulation. It should be limited to the case discussed in the section only. The actual 
transfer rate improvement will be dependent on free RAM space and other parameters. During this experimentwe 
created a simulated system using MATLAB and get back the buffer size. We also measured the total number of 5 
data transfers. Sizes are: 200 MB, 500 MB, 1000 MB, 1500 MB, and 2000 MB, during normal transfer, Source is 
Hard Disk, and destination is EDT drives. 
5. Results 
To simulate the result, declared the environment as: 
x Proposed approach has two systems i.e. one with EDT Systems while the other one is normal system. 
x This approach has 3-4 transfers to be done in parallel mentioned as above but in random order based on 
scheduling. 
x This approach allocated memory for all 5 transfers. 
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Consider the case of memory allocation for DMA operation,if in normal operation, system consumes 100 unit of 
time, the EDT System consumes only 5 units as it know the location. While free the memory will cost almost same 
to both. When one has 5 process which copies data from one source to other destination, it make sense to free up 
memory as when required so that memory can be used efficiently. The more number of parallel transfer the more 
efficient the system will be. EDT system has been tested with simulator and found out that data transfer is 20% 
faster in ideal condition with 5 transfers. 
6. Conclusions 
EDT system uses both hardware as well as software to make data transfer faster and ensures RAM is used 
efficiently. EDT hardware system can also be used for gaming system when data transfer speed should be very high. 
With new operating system coming often, it is easily possible to have operating system with EDT feature integration, 
which can bring amazing pleasure in data transfer that leads to better graphics and in turn brings gaming pleasure, 
watching movie online, listening music online. Flash manufactures who are thinking of 32GB or 64GB can now 
think of terabyte of memory. All security related issues can be fixed which are because of traditional method of data 
transfer,and get better data transfer speed. Further, many other idea in priority can be possible which can be more 
efficient.
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